Nanowire transistors with a perfect crystal structure and a well-defined Si-SiO 2 interface cannot be grown with the actual technology. The shape of the semiconducting channel varies from source to drain. By self-consistently coupling the three-dimensional Schrödinger and Poisson equations, interface roughness ͑IR͒ effects are studied in Si triple-gate nanowire transistors with ͓100͔, ͓110͔, ͓111͔, and ͓112͔ oriented channels. The full-band electronic transport is computed in the nearest- The semiempirical Si parameters are optimized to reproduce the complete bulk band structure and are assumed unchanged in nanostructures. 3 We compute the three-dimensional ͑3D͒ Poisson equation in the finite-element method ͑FEM͒ with charges localized around the atom positions.
The SiO 2 oxide layers surrounding the Si channel are not subject to the transport calculation ͑only poor tight-binding representation is available͒ but are included to compute the 3D electrostatic potential from the Poisson equation. Consequently, the oxide grid points carry no charge, and hard wall boundary conditions are applied to the Si surface atoms. This means that the Si dangling bonds are passivated by increasing the on-site energies of the s and p orbitals. 5 Interface roughness effects between the Si channel and the SiO 2 layers are expected to play an important role in nanowire transistors. They are generated by randomly distributing the atoms at the Si-SiO 2 interface according to an exponential autocovariance function ⌫ s ͑x͒,
where ⌬ m is the root mean square of the Si rough surface s͑r͒, x is the distance between two Si atoms at the Si-SiO 2 interface, and L m is the correlation length of the roughness. To construct s͑r͒, the positions r i of the Si atoms at the nanowire surface are selected. Each nanowire face is treated separately. We assume that s͑r͒ is a stationary Gaussian process so that the specification of its autocorrelation function in Eq. ͑1͒ completely defines its probability density function ͑pdf͒. 8 If a nanowire face has N atoms, the pdf of its variations is given by
͑2͒
The N ϫ 1 vector S = ͑s͑r 1 ͒ , ... ,s͑r N ͒͒ T contains the variation of the surface at each atom position r i . The elements C ij of the symmetric matrix C represent the correlation between s͑r i ͒ and s͑r j ͒,
The variable S is randomly generated. Its elements s͑r i ͒ are used to characterize the atomic surface at position r i . If s͑r i ͒ is positive and larger than the distance between two atoms, atoms are added to the structure. In the case of a negative s͑r i ͒, but with an absolute value larger than the distance between two atoms, atoms are removed from the structure. As an approximation, the surface atoms are not relaxed to minimize their energy.
The simulated transistor structure is presented in Fig. 1 . It is composed of n-doped source and drain contacts ͑N D =10 20 cm −3 , stoichiometric ratio f =2ϫ 10 −3 of fully ionized donors͒ and a three-part gate ͑top, left, and right͒. The transistor is deposed on a buried oxide and is surrounded by three oxide layers ͑t ox =1 nm͒. The x axis is the transport direction, and y and z are directions of confinement. A realization of the channel cross section is given in the lower part of the figure. Three different positions along x = ͓110͔ are shown. Points represent Si atoms, and lines model atomic bonds. The ideal Si cross section is a square of size 2.1ϫ 2.1 nm 2 , delimited by the dashed lines. Such small dimensions are chosen because of computational limitations. In this work the Si channels are oriented either with ͓100͔, ͓110͔, ͓111͔, or ͓112͔. The root mean square of the Si rough surface ⌬ m = 0.14 nm and the correlation length L m = 0.7 nm are assumed to be the same for all the surface types in order to make them comparable. Since all the nanowire slabs are different, a full 3D FEM mesh must be generated to calculate the electrostatic potential V͑r͒. The This principle is explained in Fig. 3 . The histogram distributions of ⌬V th are shown in Fig. 4 for ͑a͒ the ͓110͔, ͑b͒ the ͓100͔, ͑c͒ the ͓111͔, and ͑d͒ the ͓112͔ nanowires. The standard deviation of ⌬V th is also given for each channel configuration.
To design a circuit, all the involved transistors should have the same characteristics, although they have slightly different structures. Hence the standard deviation of ⌬V th should be as small as possible. The lowest value of is obtained for a channel oriented along the ͓110͔ crystal axis ͑ = 9.8 mV͒. ͓100͔ follows with = 13.8 mV, then ͓112͔ ͑ = 16.8 mV͒, and finally ͓111͔ ͑ = 24.8 mV͒. For such nanowire transistors, ͓110͔ is the best channel orientation, because it has the highest on current 4, 9 and it is the least sensitive to structure variations.
In conclusion we simulated the full-band characteristics of Si nanowire transistors with interface roughness effects for different channel orientations. We found that ͓110͔ is the best transport direction regarding on current and process variations, but other effects such as the influence of the gate length, drain induced barrier lowering, and gate leakage are still under investigation. 
